Format

Send to

Choose Destination
See comment in PubMed Commons below
Conf Proc IEEE Eng Med Biol Soc. 2011;2011:4609-12. doi: 10.1109/IEMBS.2011.6091141.

Massively parallel neural signal processing: System-on-Chip design with FPGAs.

Author information

1
Neural Instrumentation Lab, Temple University, Philadelphia, PA 19122, USA.bkintex@temple.edu

Abstract

This work discusses the architectural layout and performance results of a SoC design for parallel neural signal processing. Architectural framework for scalability and scalar reconfigurability are presented. Architectural requirements for massive parallelism in neural recordings are presented. Prototype architecture with dual processors and multi-level reconfigurable platform design is presented. Functional modules of the platform include real-time spike detector and sorter for several hundreds of neural channels. Performance of the platform for a 300 channel interface is also discussed.

PMID:
22255364
DOI:
10.1109/IEMBS.2011.6091141
[Indexed for MEDLINE]
PubMed Commons home

PubMed Commons

0 comments
How to join PubMed Commons

    Supplemental Content

    Full text links

    Icon for IEEE Engineering in Medicine and Biology Society
    Loading ...
    Support Center