Format

Send to

Choose Destination
IEEE Trans Neural Netw. 2006 Jan;17(1):211-21.

A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity.

Author information

1
Institute of Neuroinformatics, Swiss Federal Institute of Technology, Zurich CH-8057, Switzerland. giacomo@ini.phys.ethz.ch

Abstract

We present a mixed-mode analog/digital VLSI device comprising an array of leaky integrate-and-fire (I&F) neurons, adaptive synapses with spike-timing dependent plasticity, and an asynchronous event based communication infrastructure that allows the user to (re)configure networks of spiking neurons with arbitrary topologies. The asynchronous communication protocol used by the silicon neurons to transmit spikes (events) off-chip and the silicon synapses to receive spikes from the outside is based on the "address-event representation" (AER). We describe the analog circuits designed to implement the silicon neurons and synapses and present experimental data showing the neuron's response properties and the synapses characteristics, in response to AER input spike trains. Our results indicate that these circuits can be used in massively parallel VLSI networks of I&F neurons to simulate real-time complex spike-based learning algorithms.

PMID:
16526488
DOI:
10.1109/TNN.2005.860850
[Indexed for MEDLINE]

Supplemental Content

Full text links

Icon for IEEE Engineering in Medicine and Biology Society
Loading ...
Support Center